
A two-way cache changes one conflict pattern
Trace LRU and FIFO on three array blocks, compare equal-capacity caches, and see why more ways can still leave conflicts or merge separate sets.
Foundation
The journal / Ideas in progress
Engineering & everyday learningSoftware, systems, and the things I’m learning along the way. From first principles to AI in production.
Find something to readA little theory. A lot of practice.

Trace LRU and FIFO on three array blocks, compare equal-capacity caches, and see why more ways can still leave conflicts or merge separate sets.

Derive a sixteen-bit cache address split, trace conflicting reads, check line-spanning byte intervals and recalculate tag storage and associativity.

Track real byte values, dirty state, eviction and bypassed writes in four explicit cache policies, then compare complete-interval traffic.