
A device register is not an ordinary memory variable
Trace MMIO access width, compiler constraints, posted-write delivery and device completion with a fictional executable register model.
Foundation
The journal / Ideas in progress
Engineering & everyday learningSoftware, systems, and the things I’m learning along the way. From first principles to AI in production.
Find something to readA little theory. A lot of practice.

Trace MMIO access width, compiler constraints, posted-write delivery and device completion with a fictional executable register model.

Compare polling and interrupt completion times with an executable event budget, then identify overload and hybrid-driver boundaries.